



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/982,829	10/22/2001	Yong-Suk Go	8733.080.10	8486
30827	7590	10/05/2005	EXAMINER	
MCKENNA LONG & ALDRIDGE LLP 1900 K STREET, NW WASHINGTON, DC 20006				KOVALICK, VINCENT E
ART UNIT		PAPER NUMBER		
		2677		

DATE MAILED: 10/05/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/982,829	GO, YONG-SUK	
	Examiner	Art Unit	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 24 June 2005.
- 2a) This action is **FINAL**. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-15 and 25-33 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) 1-6 and 25-33 is/are allowed.
- 6) Claim(s) 7,8 and 14 is/are rejected.
- 7) Claim(s) 9-13 and 15 is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 22 October 2001 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 10/13/08; 10/22/01.
- 4) Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: IDS 3/29/04.

DETAILED ACTION

Response to Amendment

1. This Office Action is in response to Applicant's Response to Notice of Non-Compliant Amendment dated June 24, 2005 and Applicant's response to USPTO Office Action dated November 19, 2004.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 7-8 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Furuhashi et al. (USP 5,850,540) taken with Michel (USP 5,420,587).
Relative to claims 7 and 14, Furuhashi et al. **teaches** a method and apparatus for timesharing CPU system bus in an image generation system (col. 3, lines 64-67; col. 3, lines 1-67; col. 4, lines 1-67 and col. 5, lines 1-53). Furuhashi et al. further **teaches** a bus decompressing apparatus compressing: receiving means for receiving an analog signal formed by compressing at least n-bit data, wherein n is an integer (col. 2, lines 46-54 and col. 3, lines 9-18 and 41-56). Furuhashi et al. **does not teach** quantizing means for quantizing the analog signal from the receiving means; and coding means connected to the quantizing means for coding the quantized analog signal to reconstruct the n-bit data; or a plurality of level detectors parallelly connected to the input line to output a quantized signal.

Furuhashi et al. teaches receiving means for receiving a compressed analog signal.

Michel **teaches** a two stage flash analog-to-digital signal converter (col. 2, lines 63-68 and col. 3, lines 1-41); Michel further teaches an analog signal includes a range of possible unique voltage levels, each unique voltage level corresponding to an n-bit data value; quantizing means for quantizing the analog signal from the receiving means; and coding means connected to the quantizing means for coding the quantized analog signal to reconstruct the n-bit data (col. 1, lines 11-39).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the devices of Furuhashi et al. the features as taught by Michel in order to put in place the means necessary to decompress compressed data and reconstruct the signal being processed for presentation to a display device.

Regarding claim 8, Michel further **teaches** the said bus decompressing apparatus wherein the quantizing means includes at least (2 to the nth power – 1) level detectors (col. 3, lines 51-68 and col. 4, lines 1-25).

Allowable Subject Matter

4. Claims 9-13 and 15 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Relative to claim 9, the major difference between the teachings of the prior art of record (USP 5,80, 540, Furuhashi et al. and USP 5,420,578, Michel) and that of the instant invention is that said prior art of record **does not teach** a bus decompressing apparatus wherein each one of the level detectors comprises: a transistor controlled by the analog signal from the receiving means; and output voltage control means connected to the transistor to output the quantized analog signal to the coding means in response to the analog signal.

Regarding claim 13, the major difference between the teachings of the said prior art of record and that of the instant invention is that said prior art of record **does not teach** a bus decompressing apparatus wherein the quantizing means includes first, second and third level detectors, each level detector having a transistor with a threshold voltage, the transistor being connected between a first voltage and a second voltage, wherein the transistor of the first level detector turns on when the analog signal is above the second voltage, the transistor of the second level detector turns on when the analog signal is above the second voltage by about 1/3 of the difference between the first and second voltages, and the transistor of the third level detector turns on when the analog signal is above the second voltage by about 2/3 of the difference between the first and second voltage.

5. Claims 1-6 and 25-33 are allowed.

6. The following is an examiner's statement of reasons for allowance:

Relative to claim 1, the major difference between the teachings of the said prior art of record and that of the instant invention is that said prior art of record **does not teach** a bus compressing apparatus comprising at least two voltage control means connected to the corresponding bit lines, wherein each voltage control means changes the voltage level of the bit line at a different ratio from the other voltage control means.

Relative to claim 25, the major difference between the teachings of the said prior art of record and that of the instant invention is that said prior art of record **does not teach** a bus compressing apparatus for use in interfacing a controller and a display device for compressing n output signals of the controller, the bus compressing apparatus comprising: n voltage converters coupled to the corresponding output signals, wherein n is an integer and each voltage converter changes a voltage level of the corresponding output signal, and outputs of the n voltage converters are connected to produce a combined output signal in response to voltage levels of the n output

signals from the controller, and wherein the combined output signal has a plurality of voltage levels representing nth power of the number of output signals.

Relative to claim 29, the major difference between the teachings of the prior art of record and that of the instant invention is that said prior art of record **does not teach** a bus decompressing apparatus comprising a coding device connected to a plurality of level detectors to code quantized signals to reconstruct an n-bit data.

Response to Applicant's to Notice of Non-Compliant Amendment

and

Applicant's Remarks to USPTO Office Action

7. Applicant's listing of claims, including cancelled claims 16-24, is in proper form and has been entered in the record.

The amendments to claims 7-9 and 13, 14 and 29 have been noted and entered in the record.

Applicant's **remarks** regard claims 7-8 and 14 are related to the amendment to claims 7 and 14, " and wherein the analog signal includes a range of possible unique voltage levels, each unique voltage level corresponding to a n-bit data value"; this limitation is addressed by the teachings of prior art USP 5,420,587, Michel (col. 1, lines 11-39).

Conclusion

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U. S. Patent No. 6,064,771 Migdal et al.

U. S. Patent No. 5,883,925 Sinibaldi et al.

U. S. Patent No. 4,951,139 Hamnilton et al.

9. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

To Respond

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent E. Kovalick whose telephone number is 571-272-7669. The examiner can normally be reached on Monday-Thursday 7:30- 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awed can be reached on 571-272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


Vincent E. Kovalick
September 30, 2005


Ricardo Osorio
Ricardo Osorio
PRIMARY EXAMINER